

# FPGA video processing for target imaging systems


Håvard Gjersdal

University of Oslo

October 22, 2019

# Motivation

- ▶ Target imaging systems will produce an image for each pulse.
- ▶ We must be able to detect errant beam conditions in time for the next pulse.
- ▶ FPGAs offer fast, fixed latency image processing.
- ▶ Framegrabber, Algorithms, EPICS




# Hamamatsu ORCA-flash4.0 V3 digital CMOS

- ▶  $2048 \times 2048$  pixels, 16 bits per pixel
- ▶  $1.4 e^-$  rms readout noise,  $30k e^-$  full well capacity
- ▶ Camera link Full Configuration Deca Mode
- ▶ In theory 100 frames per second, light sheet mode limits to 49 FPS
- ▶ 85MHz, 5 pixels in parallel



# Hardware


- ▶ Enclustra Mercury XU1+ Xilinx Zynq UltraScale+ MPSoC Module
- ▶ Enclustra Mercury PE1-400 base board
- ▶ Alpha data FMC for Camera Link
- ▶ In-house made VGA connector card




# Frame grabber

- ▶ Interface between camera and FPGA is 21 LVDS lines.
- ▶ 15 of these lines are inputted to the frame grabber
- ▶ 3 channels, each with 4 data lines, one clock line.
- ▶ 6 lines for camera control and configuration, not part of grabber.

Vivado functional simulation



→ Frame Grabber → AXI4 stream →






# Demo of Median Filter and Center of Gravity

Frame Grabber → Median filter → CoG → VDMA → CrossGen → VGA




# HLS test bench, C-simulation/RTL-simulation

```
114 IplImage* dst = cvCreateImage(cvSize(cols, rows), 16, 1);
115 IplImage* src = cvLoadImage(INPUT_IMAGE, CV_LOAD_IMAGE_ANYDEPTH);
116
117 AXI_STREAM src_axi;
118 AXI_STREAM dst_axi;
119
120 IplImage2AXIvideo_80bit(src, src_axi);
121
122 Median_Filter(src_axi, dst_axi, 1, rows, cols);
123
124 AXIvideo2IplImage_80bit(dst_axi, dst);
125 cvSaveImage(OUTPUT_IMAGE, dst);
```







# Timing



# Timing

- ▶ Trigger rate: 28 hZ
- ▶ Interrupt arrives 470ns after final EOL



# Software

- ▶ Currently running bare-metal implementation for initialization and ISR, developed in XSDK
- ▶ Goal is to run EPICS on linux
- ▶ AreaDetector for camera read-out and configuration
- ▶ Configure IPs (thresholds, windows ...)
- ▶ Have been able to get framed from VDMA to V4L (Zybo-Z7 Zynq-7010)
- ▶ Have working Yocto layers for EPICS and AreaDetector
- ▶ A lot of work remaining on SW/EPICS

# Summary

- ▶ Thanks to David Michael Bang-Hauge!
- ▶ Thanks to Ole Røhne!
- ▶ [More info on the wiki](#)
- ▶ We should be able to deliver a test platform with camera by christmas.

Thanks for listening!