

Behavioural Simulations

Rafał Kiełbik

Issues to discuss

1. Potential tools (XSim / ModelSim / QuestaSim)
2. Compilation hierarchy
3. Simulation libraries
4. Testbench & stimuli

Potential tools (XSim / ModelSim / QuestaSim)

XSim

- + Built in Vivado (native)
- + No additional license required
- Lower efficiency
- No variables supported (in waveforms)

ModelSim / QuestaSim

- External tool (but integrated)
- Expensive license required
- + High simulation speed
- + All statements supported (e.g.: “case?”)

Compilation hierarchy



Compilation hierarchy

- ✓  Simulation Sources (6)
 - ✓  simulation (6)
 - >  Verilog Header (1)
 - ✓  **tstbench**(top_tb) (top_tb.vhd) (1)
 - ✓  NIOBE_simenv_i : NIOBE_ifc1211_central_simenv(simenv) (NIOBE_ifc1211_c...
 - ✓  top_fpga : top_IFC1211_CENTRAL_a0(rtl) (top_ifc1211_central_examp...
 - >  top_phy.tosca2b_ip_i : tosca2b_niobe_ifc_central_ip01_fbi(rtl) (tosca2b_niobe_central_ip01_fbi.vhd) (7)
 - >  xuser_ex0_i : xuser_top(rtl) (xuser_top.vhd) (5)
 - >  n_blm_top_1 : n_blm_top(rtl) (n_blm_top.vhd) (108)
 - >  gpio_ifc1211_gpio_ifc1211_i : niobe_ifc1211_central_xuser_gpio_mgt(rtl) (niobe_ifc1211_central_xuser_gpio_gtx_mgt.vhd) (4)
 - >  inst_ad3110_fmc1 : ent_ad3110(arch) (ent_ad3110.vhd) (13)
 - >  inst_dummy_fmc2 : ent_empty_fmc(arch) (ent_empty.vhd) (2)
 - >  niobe_ifc1410_central_xuser_gpio_mgt(rtl) (niobe_ifc1410_central_xuser_gpio_gtx_mgt.vhd) (2)
 - >  gpio_tcsr gpio_dpram_tmem_0 : xuser_dpram_4Kx64 (xuser_dpram_4Kx64.xci)
 - >  gpio_tcsr gpio_dpram_tmem_1 : xuser_dpram_4Kx64 (xuser_dpram_4Kx64.xci)
 - ✓  emul_fmc1 : emul_ifc1211_fmc(emulate) (emul_ifc1211_fmc.vhd)
 - ✓  emul_fmc2 : emul_ifc1211_fmc(emulate) (emul_ifc1211_fmc.vhd)
 - ✓  emul_general : emul_ifc1211_general(emulate) (emul_ifc1211_central_general.vhd)
 - ✓  emul_SMEM_12 : emul_ifc1211_smem_ddr3(emulate) (emul_ifc1211_smem_ddr3.vhd) (2)
 - ✓  smem_on.ddr3_0_i : ddr3_4g (ddr3_4g.v)
 - ✓  smem_on.ddr3_1_i : ddr3_4g (ddr3_4g.v)

Required files:

1. Project-specific sources
2. Tosca modules
3. XUser example testbenches

Compilation hierarchy

The screenshot shows a terminal window with a file tree on the left and a script editor on the right.

File Tree:

- Simulation Sources (6)
 - simulation (6)
 - Verilog Header (1)
 - tstbench(top_tb) (top_tb.vhd) (1)
 - NIOBE_simenv_i : NIOBE_ifc1211_central_simenv(simenv) (NIOBE_ifc1211_c...
 - top_fpga : top_IFC1211_CENTRAL_a0(rtl) (top_ifc1211_central_example.vhd)
 - top_phy.tosca2b_ip_i : tosca2b_niobe_ifc_central_ip01_fbi(rtl) (tosca2b_niobe_central_ip01_fbi.vhd) (7)

Script Editor (add_sim_files_to_project.tcl):

```
add_sim_files_to_project.tcl - /home/rkielbik/work/Lodz_development/fw/prj/nBlm - Geany
File Edit Search View Document Project Build Tools Help
add_sim_files_to_project.tcl x
1 set_property SOURCE_SET sources [get_filesets simulation]
2
3 add_files -fileset simulation -norecurse modules/tosca2b/06_Simulation/20_sim_support/NIOBE_KU_simu_procedures.vhd
4 add_files -fileset simulation -norecurse fw/sim/tb/top_tb.vhd
5 add_files -fileset simulation -norecurse modules/xuser_example_0/06_Simulation/01_Environment/NIOBE_ifc1211_central_simenv.vhd
6 add_files -fileset simulation -norecurse modules/xuser_example_0/03_Src_top_ifc1211/top_ifc1211_central_example_0_a0.vhd
7 add_files -fileset simulation -norecurse modules/tosca2b/06_Simulation/02_Models/01_bfm_emul_ifc1211/03_Src/emul_ifc1211_fmc.vhd
8 add_files -fileset simulation -norecurse modules/tosca2b/06_Simulation/02_Models/01_bfm_emul_ifc1211/03_Src/emul_ifc1211_central_general.vhd
9 add_files -fileset simulation -norecurse modules/tosca2b/06_Simulation/02_Models/04_bfm_emul_smem_ddr2_3/03_Src/emul_ifc1211_smem_ddr3.vhd
10 add_files -fileset simulation -norecurse modules/tosca2b/06_Simulation/02_Models/04_bfm_emul_smem_ddr2_3/03_Src/ddr3_4g.v
11
12 set_property include_dirs modules/xuser_example_0/06_Simulation/06_ModelSIM [current_fileset]
13
14 set_property top tstbench [get_filesets simulation]
15 set_property top_lib xil_defaultlib [get_filesets simulation]
16 update_compile_order -fileset simulation
17
```

Required files:

1. Project-specific sources
2. Tosca modules
3. XUser example testbenches

Simulation script

```
rkielbik@brok:~/work/Lodz_development/fw/sim/scripts ▾ ▲ ✎
File Edit View Search Terminal Help
[rkielbik@brok scripts]$ pwd
/home/rkielbik/work/Lodz_development/fw/sim/scripts
[rkielbik@brok scripts]$ cat Makefile
PRJ_NAME=nBlm

SIMULATOR=questa

SIMLIB_DIR=../kintexu_simlib
IP_DIR=../ip_dir
EXPORTED_SIM_DIR=../exported_sim
```

```
rkielbik@brok:~/work/Lodz_development/fw/sim/scripts ▾ ▲ ✎
File Edit View Search Terminal Help
[rkielbik@brok scripts]$ pwd
/home/rkielbik/work/Lodz_development/fw/sim/scripts
[rkielbik@brok scripts]$ make

Usage:
    make [command]

Possible commands:
    compile_libs - generates simulation libraries
    export_ips - exports IP sources for simulations
    export_sim - generates simulation scripts
    set_files - prepares auxiliary environment files

    compile - compiles design simulation files
    elaborate - optimizes top module to be simulated
    simulate - opens GUI and launches simulation

    clean_logs - removes all log files created during simulations
    clean - removes all files and folders created for simulations

    prepare_sim - compile_libs, export_ips
    run_sim - clean_logs, export_sim, set_files, compile,
              elaborate, simulate

[rkielbik@brok scripts]$
```

Testbench & stimuli

To do

1. Implement adding simulation sources in Makefile
2. Adapt stimuli to current configuration registers
3. Extend testbench (e.g. with models of new modules to be designed)