


Detector Data Links to DMSC Introduction


DG-DMSC EF Data Link Meeting Daresbury 9th May 2017

Background & Safety info Daresbury CTH




Daresbury CTH.....a true Island of sanity






Data Paths in a Typical Detector Installation






Data Acquisition, Reduction & Control




Layout of Detector Electronics






Detector Integration Models






Centralized 'Master' Interface of DG Readout





A word about FPGAs.....





7-Series and UltraScale devices have dedicated error detection and correction circuits.

Development platform ISE-> Vivado. Only Vivado supported at ESS

Programmable System Integration

- Up to 3.6M system logic cells
- Up to 8GB of HBM Gen2 integrated in-package
- Up to 500Mb of total on-chip integrated memory
- Integrated 100G Ethernet MAC with RS-FEC and 150G Interlaken cores
- Integrated blocks for PCI Express® Gen 3x16 and Gen 4x8 Increased System Performance
- 21.2 TeraMACs of DSP compute performance
- 1.6X fabric performance versus Virtex-7
- Up to 128 transceivers operating at 32.75Gb/s to deliver multi-terabit systems
- 460GB/s HBM bandwidth, and 2,666Mb/s DDR4 in the mid-speed grade


BOM Cost Reduction

- A 5:1 card reduction for 1Tb OTN transponder
- UltraRAM for on-chip memory integration
- VCXO and fractional PLL integration reduces clocking component cost

Total Power Reduction

- Up to 60% lower power vs. 7 series FPGAs
- Voltage scaling options for performance and power
- Tighter logic cell packing reduces dynamic power

Xilinx SEU; Past, Present and Future



Soft Event Rates at sea level New York

Events per million bits per 10⁹ hours. Configuration memory (CRAM) and Block Memory (BRAM) in user design.

Things were definitely getting worse so this *had* to be addressed by design.

Xilinx FPGAs now have a lower susceptibility than they have ever had.

Coming soon...


Advanced 16nm FinFET 5× reduction in sensitive area

Tests indicate

<5 FIT/Mb

Design Rules

40+ Patents & Trade Secrets




16nm UltraScale+ is on target to be 30 times less susceptible than 7-Series.

© Copyright 2013-2015 Xilinx

Last year's model !!! Ultrascale Used for test generators






© Copyright 2013-2017 Xilinx

Candidate for production use - Ultrascale+





Plan for the day.....




Lots of talks, limited time.

Please only ask questions for clarification, discussion later !!!

Overall aims:

- Simplicity
- Independent
- Unlimited bandwidth
- Flexibility to accommodate new instruments and technologies
- Good value: equipment and manpower costs, maintenance and operations effort





STOP