




FBIS Architectural Design Options

14.08.2017

Agenda

- Architectural Design Proposal
 - Basic Structure
 - Signal Conversion Unit
 - Decision Logic Node
 - Special Considerations
- Realization Idea
 - Signal Conversion Unit
 - Decision Logic Node
 - SLink
 - Optical Protection Line
 - Hardware Interrupt Line
 - Mezzanine Cards
- Architectural Layout for ESS
 - Along the Klystron Gallery
 - Front-End Building
- Latency Evaluation




Slide deck is not self-explaining.
Please read respective documents!

Architectural Design Proposal


Two basic architectural elements:

- Decision Logic Node (DLN)
 - Calculate protection logic
 - Interface with Higher-Level Safety, Control System and Timing System
- Signal Conversion Unit (SCU)
 - Interface with Sensor Systems
 - Interface with Actuation Systems



Basic Structure – Interfaces


- SLink realizes interface between SCU and DLN
- Optical Protection Line for requesting beam switch-off
- FBIS Network



SCU – Concept and Interfaces

(when used to interface with Sensor Systems)

- One SCU may interface with multiple diverse Sensor Systems
- Actual interface realized on Mezzanine Cards
- Serves as «local concentrator»
- SLink interface to DLN(s)



SCU – Functional Behavior


(when used to interface with Sensor Systems)

- Sample discrete input signals
- Sample data link inputs and decode data
- Detect failures with respect to the discrete and data link inputs
- Serialize input data and send it via the Slink

Additionally:


- Perform self-diagnostic tests
- Verify SCU hardware configuration
- Provide read/write access to status and control registers

SCU – Architectural Application Options (when used to interface with Sensor Systems)



DLN – Concept and Interfaces

- Σ DLN \cong FBIS Decision Logic
- Single DLN processes «local part» of FBIS Decision Logic
- Compute Local Beam Permit
- Force Global Beam Permit to NOK to request switch-off
- Provide SLink interfaces
- Interface with Higher-Level Safety, Control Systems, TS
- Interface with OPL and FBIS Network



DLN – Functional Behavior

Basic Functionalities:

- Deserialize SLink datastream
- Provide Latching and Masking features
- Provide Diagnostic Information
- Logging

Compute FBIS Logic:


- State Evaluation
- Compute Local Beam Permit (+ Broadcast it)
- Control Global Beam Permit
- Compute «Enforced Modes»
- Verify mode Consistency among DLNs

DLN – Functional Behavior


Additionally:

- Perform self-diagnostic tests
- Verify the SCUs are operational and functioning correctly
- Perform SCU diagnostic checks:
- OPL Integrity Check:
- Software Beam Permit:
- Inform ESS TS about Latched Local Beam Permits


DLN – Logic Example: Simple OR




DLN – Logic Example: 2oo3



DLNs and SCUs Interfacing with Actuation Systems




MP-related Systems Directly Interfacing with the Optical Protection Line




Realization Idea

SCU – Breakdown Structure




SCU – 19" Subrack and Redundant Power Supply







DLN – Breakdown Structure




DLN – mTCA Shelf, DLN-Carrier and EVR





DLN – Carrier and RTM




DLN – Carrier and RTM (with 2 MC Slots)




SLink Interface




Optical Protection Line




Optical Protection Line



Global Beam Permit states:
OK = square waveform
NOK = no light




OPL – Proof of Concept




Operating principles:
 The OPL-REC entity and the OPL-TRANS entity convert the optical protection line signal into an electrical signal, respectively vice-versa.
 The electrical signal can be pulled down (interrupted) via the two inputs FAST_INTERRUPTER and DYNAMIC_INTERRUPTER.
 The FAST_INTERRUPTER input pulls the electrical protection line to GND via IC2
 The DYNAMIC_INTERRUPTER input pulls down the electrical protection line via IC3 when the Signal DYNAMIC_INTERRUPTER stops toggling.









Hardware Interrupt Line




Hardware Interrupt Line




MC – Signalling Patterns




OPL Mezzanine Card (When used as Repeater)



OPL Mezzanine Card (When used as Termination)




LVDS Mezzanine Card



Depending on configuration
either an input or output

RS422 + Ethernet Mezzanine Card



Carrier Pin Assignment

	OPL repeater configuration		OPL termination configuration		Channel	
	Signal	Direction ¹⁾	Signal	Direction ¹⁾	A	B
1	OPL1 signal strength	Out	-	-	X	X
2	OPL1 signal at receiver	Out	OPL1 modulation signal	-	X	X
3	OPL1 signal at receiver	Out	OPL1 modulation signal ²⁾	-	X	X
4	OPL1 signal at transmitter	Out	OPL1 signal at transmitter	Out	X	X
5	Enable	In	Enable	In	X	X
6	Heartbeat	In	Heartbeat	In	X	X
7	OPL2 signal strength	Out	OPL2 signal strength	Out	X	X
8	OPL2 signal at receiver	Out	OPL2 signal at receiver	Out	X	X
9	OPL2 signal at transmitter	Out	-	-	X	X
10	SCL (I2C) ³⁾	In	SCL (I2C) ³⁾	Input	X	X
11	SDA (I2C) ³⁾	InOut	SDA (I2C) ³⁾	InOut	X	X
12	Interrupt ³⁾	InOut	Interrupt ³⁾	InOut	X	X
13	VCC (power supply) ³⁾	-	VCC (power supply) ³⁾	-	-	-
14	GND (power supply) ³⁾	-	GND (power supply) ³⁾	-	-	-

1) Directions as seen from MC

2) Only one of the Channels may actively drive the signal. Using a 1oo2 pattern to drive the signal would be possible when the OPL signal is a DC-signal or when the OPL signal is a square waveform and it could be ensured that Channel A and B are in sync

3) Identical for all Mezzanine Cards

Architectural Layout for ESS

Along the Klystron Gallery


- One DLN for every Beam Line Section
- Installation in the rack closest to FEB
- One SCU per Rack Island
- MC and local patch kabela to Sensor Systems
- Redundant SLink to DLN

Along the Klystron Gallery





Simplified view. Does not show redundancy


Along the Klystron Gallery



Along the Klystron Gallery – Close-Up








Latency Evaluation

Latency Evaluation



Guided values
Fields to edit

Sign	To	Targeted grade	Targeted grade	Total Distance (m)
1	WST-02014	WST-02014	WST-02014	361.5
2	WHL-02004	WHL-02004	WHL-02004	144
3	WHL-07004	WHL-07004	WHL-07004	50
4	SPX-02005	SPX-02005	SPX-02005	29
5	DTU-01005	DTU-01005	DTU-01005	29

Block to cable tray	Distance "Trunk" to rack 1	rack 1 to wall	Island to island	Wall to rack 1	rack 1 to distance to rack 2	Cable tray to trunk	Island to island (back)	Block to island	Distance "Trunk" to rack 2	Distance "Trunk" to rack 2	Island to island (back)	Distance "Trunk" to rack 2
200.0	19.0	266.0	361.0	0.02	4.00E-08	4.00E-08	4.00E-08	4.00E-08	4.00E-08	4.00E-08	4.00E-08	4.00E-08
70.0	17.4	23.0	30.4	0.59	4.00E-08	4.00E-08	4.00E-08	4.00E-08	4.00E-08	4.00E-08	4.00E-08	4.00E-08

SCU (used to Interface Sensor Systems)

Parameter	Value	
FPGA Clock [Hz]	4.00E+08	
Action	Latency [s]	
Input processing [Clock Cycles]	40	1.00E-07
Sunk Latency [s]	5.00E-07	5.00E-07
Total	6.00E-07	

DLN

Parameter	Value	
FPGA Clock [Hz]	4.00E+08	
Action	Latency [s]	
Input processing [Clock Cycles]	40	1.00E-07
	1.00E-08	2.00E-08
	1.00E-07	

DPL line is assigned to the DLN. It does not need to be explicitly

Parameter	Value
Distance rack to cable tray (m)	2.0
Distance between wall and first rack (m)	2.0
Distance between adjacent racks (m)	0.7
Distance between rack islands (m)	11.0

(We assume the same parameters for the FPGA)

Latency Evaluation

Summary

Reference: Activation of the MEBT Chopper
 Distances between buildings guessed
 Rather on «pessimistic side»

- Within FEB ca. $1.2 \mu\text{s}$
- From DTL Section ca. $1.8 \mu\text{s}$
- From SPK Section ca. $2.0 \mu\text{s}$
- From MBL Section ca. $2.4 \mu\text{s}$
- From HBL Section ca. $3.2 \mu\text{s}$
- From HEBT Section ca. $3.4 \mu\text{s}$
- From Tgt Building ca. $5 \mu\text{s}$ (72% cable)

Value	
4.00E-08	
	Latency [s]
40	1.00E-07
5.00E-07	5.00E-07
	6.00E-07
Value	
4.00E-08	
	Latency [s]
40	1.00E-07
1.00E-08	2.00E-08
	1.00E-07
DPL line is assigned to the DLN. ion does not need to be explicitly	
	Latency [s]
0.00E-08	4.00E-08
0.10	4.00E-08
0.79	
0.53	
0.79	
0.27	
Value	
1.00E-09	
0.15	
0.18	
0.21	
0.24	
0.29	
0.26	
0.48	
0.73	
1.45	
	Latency [s]
2	4.00E-07
10	2.50E-08
0.26	4.25E-07
0.48	
0.73	
1.45	
0.73	
1.55	
1.90	

For more information see document:

FBIS_Architectural_Design_Proposal

Contact:




Martin Rejzek


martin.rejzek@zhaw.ch

<http://www.iamp.zhaw.ch/sks>

Demonstration




Demonstration




Measurement (SLink = 1 m)

Beam Permit 1 = OK


Beam Permit 2 = OK




Measurement (SLink = 1 m)
 Beam Permit 1 = OK->NOK
 Beam Permit 2 = OK




Measurement (SLink = 1 m)
 Beam Permit 1 = NOK->OK
 Beam Permit 2 = OK



Measurement (SLink = 21 m)
 Beam Permit 1 = OK->NOK
 Beam Permit 2 = OK




Measurement (SLink = 21 m)
 Beam Permit 1 = NOK->OK
 Beam Permit 2 = OK



Backup Slides

DLN Integration into SCU



Latency Evaluation (complete Daisy Chain)

Summary

Reference: Activation of the MEBT Chopper

Distances between buildings guessed

Rather on «pessimistic side»

DLN integrated into SCU (no SLink)


Daisy Chain through all SCUs

- Within FEB ca. 1 μs
- From DTL Section ca. 1.2 μs
- From SPK Section ca. 1.9 μs
- From MBL Section ca. 2.8 μs
- From HBL Section ca. 4.5 μs
- From HEBT Section ca. 4.8 μs
- From Tgt Building ca. 5.8 μs (75% cable)

Values from previous slide:

- Within FEB ca. 1.2 μs
- From DTL Section ca. 1.8 μs
- From SPK Section ca. 2.0 μs
- From MBL Section ca. 2.4 μs
- From HBL Section ca. 3.2 μs
- From HEBT Section ca. 3.4 μs
- From Tgt Building ca. 5 μs (72% cable)

PSI Center For Proton Therapy – Patient Safety System




Proceedings of ICALEPCS2015, Melbourne, Australia - Pre-Press Release 23-Oct-2015 11:00TUC3004

REUSABLE PATIENT SAFETY SYSTEM FRAMEWORK FOR THE PROTON THERAPY CENTRE AT PSI

P. Fernandez Carmona, M. Eichin, M. Grossmann, E. Johansen, A. Mayor, H.A. Regele
PSI, Villigen, Switzerland

PSI Center For Proton Therapy – Patient Safety System

G3 PaSS System Overview



Zone 3 and FMC IO's

DESY Zone 3 Connector Pin Assignment Recommendation for Digital Applications

MTCA.4 management zone:

- Power, I²C, optional JTAG support

Digital signals in the user zone:

- Class D1.0: 48 LVDS I/O signals
- Class D1.1: 42 LVDS I/O signals, 2 high-speed links
- Class D1.2: 38 LVDS I/O signals, 4 high-speed links
- Class D1.3: 28 LVDS I/O signals, 8 high-speed links
- Class D1.4: 8 LVDS I/O signals, 16 high-speed links

Digital signals with a fixed direction:

- 2 LVDS low phase noise clocks
- 1 LVDS timing output signal
- 3 LVDS outputs for user applications

FMC Standard:

Clocks

JTAG

I²C

Power

LPC:

- 34 pairs user-defined signals
- 1 MGT pair

HPC:

- 80 pairs user-defined signals
- 10 MGT pairs
- Additional clocks